

PATENT NUMBER

<p>A6 O.I.P.E.</p> <p>SCANNED <u><i>[Signature]</i></u> Q.A. <u><i>1c</i></u></p>	<p>PATENT DATE</p>
---	---------------------------

APPLICATION NO. 09/652550	CONT/PRIOR	CLASS 257 ²⁴³⁶	SUBCLASS 5296	ART UNIT 2811	EXAMINER -G. Vu
------------------------------	------------	------------------------------	-----------------------------	------------------	--------------------

APPLICANTS

Keiji Jono
Hirokazu Ueda
Hiroyuki Watanabe

Methods of forming an isolation trench in a semiconductor, methods of forming an isolation trench in a surface of a silicon wafer, methods of forming an isolation trench-isolated transistor, trench-isolated transistor, trench isolation structures formed

PTO-2040
711299-1

ISSUING CLASSIFICATION												
ORIGINAL				CROSS REFERENCE(S)								
CLASS		SUBCLASS		CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)							
INTERNATIONAL CLASSIFICATION												

☐ Continued on Issue Slip Inside File Jacket

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig:	Total Claims
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.			NOTICE OF ALLOWANCE MAILED	
<input checked="" type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ _____	(Assistant Examiner)			
			ISSUE FEE	
	(Primary Examiner)	(Date)	Amount Due	Date Paid
<input type="checkbox"/> The terminal ____ months of this patent have been disclaimed.			ISSUE BATCH NUMBER	
(Legal Instruments Examiner)		(Date)		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368 Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

Form **PTO-436A**
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

BEST AVAILABLE COPY

(FACE)